Sensors design verification engineer, staff - cork, ireland
CorkQualcomm
...Experienced with constrained-randomverification environment and flow build-up with UVM, Coverage-Driven verification methodology Experienced with Assertions like System Verilog Assertions Experience with debugging test failures and report verification result to achieve the expected code/functional/line coverage goals [...]
Category Fashion & Arts
18 days ago in Experteer